[原创]FPGA JTAG工具设计(一)
先来看不同JTAG方案,下载配置QSPI Flash所耗时间
基于FTDI方案,JTAG下载时间为494sec
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%
.........Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Flash Operation Successful
基于Cypress方案,JTAG下载时间为674sec
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%............................................................................................................................................................................%
...Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Flash Operation Successful
详细的烧写过程:FTDI方案,TotalTime=1455sec,24.25分钟;采用Cypress方案需要42分钟
cmd /C program_flash -f \
F:\*\bootimage\BOOT.bin \
-offset -flash_type qspi_single -blank_check -verify -cable type xilinx_tcf url \
TCP:127.0.0.1:
****** Xilinx Program Flash
****** Program Flash v2015. (-bit)
**** SW Build on Wed Nov :: MST
** Copyright - Xilinx, Inc. All Rights Reserved.
Connecting to hw_server @ TCP:127.0.0.1:
Connected to hw_server @ TCP:127.0.0.1:
Available targets and devices:
Target : jsn-JTAG-SMT1-210203367162A
Device : jsn-JTAG-SMT1-210203367162A-4ba00477-
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Blank Check Operation...
%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%
..........INFO: [Xicom -] Elapsed time = sec.
Blank Check Operation successful. The part is blank.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%
.........Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Verify Operation...
%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%
..........INFO: [Xicom -] Elapsed time = sec.
Verify Operation successful.
Flash Operation Successful
在实际调试过程中,下载速度快也能为开发人员节约时间
基于此,根据相关资料DIY一个JTAG+UART方案,在调试zynq时,很多时候板级并没有UART 外置PHY,JTAG工具链自带UART,也方便FPGA和嵌入式工程师调试单板和系统。
[原创]FPGA JTAG工具设计(一)的更多相关文章
- [原创]FPGA JTAG工具设计(二)
经过前期打样 基于FT2232H的JTAG &UART板级已经初步形成 在Viado环境和ISE(13.2+)环境可以使用 速度支持10MHz/15MHz/30MHz 在ISE iMpact下 ...
- [原创]创芯电子实验室iFPGA-Cable JTAG工具实物图
创芯电子实验室iFPGA-Cable JTAG工具实物图 对于Xilinx平台 基于FTDI 芯片的Xilinx JTAG 同时支持UART 电平1.8~5V 支持ISE和VIVADO 速度从10M. ...
- 基于FPGA的DDS设计(一)
最近在学习基于FPGA的DDS设计,借此机会把学习过程记录下来,当作自己的学习笔记也希望能够帮助到学习DDS的小伙伴. DDS(Direct Digital Synthesizer)直接数字合成器,这 ...
- 关于Xilinx FPGA JTAG下载时菊花链路中的芯片数量
关于Xilinx FPGA JTAG下载时菊花链路中的芯片数量 emesjx | 2014-08-13 13:13:30 阅读:1793 发布文章 当一个系统中含有多片(2片以上)Xil ...
- FPGA开发工具套餐搭配推荐及软件链接 (更新于2020.03.16)
一.Xilinx(全球FPGA市场份额最大的公司,其发展动态往往也代表着整个FPGA行业的动态) (1) Xilinx官方软件下载地址链接: https://china.xilinx.com/supp ...
- FPGA异步时钟设计中的同步策略
1 引言 基于FPGA的数字系统设计中大都推荐采用同步时序的设计,也就是单时钟系统.但是实际的工程中,纯粹单时钟系统设计的情况很少,特别是设计模块与外围芯片的通信中,跨时钟域的情况经常不可避免. ...
- Modbus RTU 通信工具设计(转)
Modbus RTU 通信工具设计 Modbus 是一个工业上常用的通讯协议.一种通讯约定. ModBus 协议是应用层报文传输协议(OSI 模型第7层),它定义了一个与通信层无关的协议数据单元(PD ...
- FPGA Asynchronous FIFO设计思路(2)
FPGA Asynchronous FIFO设计思路(2) 首先讨论格雷码的编码方式: 先看4bit的格雷码,当MSB为0时,正向计数,当MSB为1时,即指针已经走过一遍了,最高位翻转,此时的格雷码是 ...
- FPGA Asynchronous FIFO设计思路
FPGA Asynchronous FIFO设计思路 将一个多位宽,且在不停变化的数据从一个时钟域传递到另一个时钟域是比较困难的. 同步FIFO的指针比较好确定,当FIFO counter达到上限值时 ...
随机推荐
- redis简介与持久化
一 . redis简介 redis属于NoSQL学名(not only sql) 特点: 存储结构与mysql这一种关系型数据库完全不同,nosql存储的是key value形式 nosql有很多产品 ...
- Java多线程10:join()方法
一.前言 通过一个简单的例子引入join()方法 public class Thread01 extends Thread{ @Override public void run() { for(int ...
- c语言提高篇 第一天
一.听课标准 1.选择法排序 2.会简单封装函数 3.数组做函数参数会退化为一级指针 a.数组做函数参数时,应该吧数组元素个数也传递给函数 b.形参中的数组,编译器把它仿作指针处理,c语言特色 c.实 ...
- LODOP不同打印机出现偏移问题
方法简单描述:1.精确套打,设置以纸张边缘为基点,可避免不同可打区域不同带了的影响.2.不同客户端打印机位置差异,可通过打印维护调整,结果在客户端本地.或调整打印机初始位置(本人使用的金税盘的开票软件 ...
- Django+Vue打造购物网站(四)
首页商品类别数据显示 商品分类接口 大概需要两个,一个显示三个类别 一个显示类别及类别下的全部商品 现在开始写商品的接口 首先编写三个分类的serializer class CategorySeria ...
- re 模块 分组特别说明
关于分组优先以及 " | " 的细致练习 from django.test import TestCase import re # Create your tests here. ...
- FMT 与 子集(逆)卷积
本文参考了 Dance of Faith 大佬的博客 我们定义集合并卷积 \[ h_{S} = \sum_{L \subseteq S}^{} \sum_{R \subseteq S}^{} [L \ ...
- 【Spring】Spring Data JPA
原始JDBC操作数据库 传统JDBC方式实现数据库操作 package com.imooc.util; import java.io.InputStream; import java.sql.*; i ...
- Python【第一篇】python安装、pip基本用法、变量、输入输出、流程控制、循环
一.python安装 Ubuntu下 系统版本已经同时安装了python2和python3 如果没有python3,可以参考这个貌似是印度阿三的安装视频:http://v.youku.com/v_sh ...
- java实现sftp客户端上传文件夹的功能
使用的jar: <dependencies> <dependency> <groupId>jsch</groupId> <artifactId&g ...