[原创]FPGA JTAG工具设计(一)
先来看不同JTAG方案,下载配置QSPI Flash所耗时间
基于FTDI方案,JTAG下载时间为494sec
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%
.........Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Flash Operation Successful
基于Cypress方案,JTAG下载时间为674sec
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%............................................................................................................................................................................%
...Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Flash Operation Successful
详细的烧写过程:FTDI方案,TotalTime=1455sec,24.25分钟;采用Cypress方案需要42分钟
cmd /C program_flash -f \
F:\*\bootimage\BOOT.bin \
-offset -flash_type qspi_single -blank_check -verify -cable type xilinx_tcf url \
TCP:127.0.0.1:
****** Xilinx Program Flash
****** Program Flash v2015. (-bit)
**** SW Build on Wed Nov :: MST
** Copyright - Xilinx, Inc. All Rights Reserved.
Connecting to hw_server @ TCP:127.0.0.1:
Connected to hw_server @ TCP:127.0.0.1:
Available targets and devices:
Target : jsn-JTAG-SMT1-210203367162A
Device : jsn-JTAG-SMT1-210203367162A-4ba00477-
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Blank Check Operation...
%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%
..........INFO: [Xicom -] Elapsed time = sec.
Blank Check Operation successful. The part is blank.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%
.........Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Verify Operation...
%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%
..........INFO: [Xicom -] Elapsed time = sec.
Verify Operation successful.
Flash Operation Successful
在实际调试过程中,下载速度快也能为开发人员节约时间
基于此,根据相关资料DIY一个JTAG+UART方案,在调试zynq时,很多时候板级并没有UART 外置PHY,JTAG工具链自带UART,也方便FPGA和嵌入式工程师调试单板和系统。
[原创]FPGA JTAG工具设计(一)的更多相关文章
- [原创]FPGA JTAG工具设计(二)
经过前期打样 基于FT2232H的JTAG &UART板级已经初步形成 在Viado环境和ISE(13.2+)环境可以使用 速度支持10MHz/15MHz/30MHz 在ISE iMpact下 ...
- [原创]创芯电子实验室iFPGA-Cable JTAG工具实物图
创芯电子实验室iFPGA-Cable JTAG工具实物图 对于Xilinx平台 基于FTDI 芯片的Xilinx JTAG 同时支持UART 电平1.8~5V 支持ISE和VIVADO 速度从10M. ...
- 基于FPGA的DDS设计(一)
最近在学习基于FPGA的DDS设计,借此机会把学习过程记录下来,当作自己的学习笔记也希望能够帮助到学习DDS的小伙伴. DDS(Direct Digital Synthesizer)直接数字合成器,这 ...
- 关于Xilinx FPGA JTAG下载时菊花链路中的芯片数量
关于Xilinx FPGA JTAG下载时菊花链路中的芯片数量 emesjx | 2014-08-13 13:13:30 阅读:1793 发布文章 当一个系统中含有多片(2片以上)Xil ...
- FPGA开发工具套餐搭配推荐及软件链接 (更新于2020.03.16)
一.Xilinx(全球FPGA市场份额最大的公司,其发展动态往往也代表着整个FPGA行业的动态) (1) Xilinx官方软件下载地址链接: https://china.xilinx.com/supp ...
- FPGA异步时钟设计中的同步策略
1 引言 基于FPGA的数字系统设计中大都推荐采用同步时序的设计,也就是单时钟系统.但是实际的工程中,纯粹单时钟系统设计的情况很少,特别是设计模块与外围芯片的通信中,跨时钟域的情况经常不可避免. ...
- Modbus RTU 通信工具设计(转)
Modbus RTU 通信工具设计 Modbus 是一个工业上常用的通讯协议.一种通讯约定. ModBus 协议是应用层报文传输协议(OSI 模型第7层),它定义了一个与通信层无关的协议数据单元(PD ...
- FPGA Asynchronous FIFO设计思路(2)
FPGA Asynchronous FIFO设计思路(2) 首先讨论格雷码的编码方式: 先看4bit的格雷码,当MSB为0时,正向计数,当MSB为1时,即指针已经走过一遍了,最高位翻转,此时的格雷码是 ...
- FPGA Asynchronous FIFO设计思路
FPGA Asynchronous FIFO设计思路 将一个多位宽,且在不停变化的数据从一个时钟域传递到另一个时钟域是比较困难的. 同步FIFO的指针比较好确定,当FIFO counter达到上限值时 ...
随机推荐
- Python——三级菜单
#三级菜单函数 menu = { '北京':{ 海淀:{ '五道口':{} '中关村':{} '上帝':{} } '昌平':{} '朝阳':{} '东城':{} }, '上海':{} '山东':{} ...
- java 的数据类型及其所占的字节数
1.char java中的一个char是2个字节.java采用unicode,2个字节来表示一个字符. 一个数字或英文或汉字都是一个字符,只不过数字和英文时,存储的2个字 节的第一个字节都为0,就是浪 ...
- 线程池、进程池(concurrent.futures模块)和协程
一.线程池 1.concurrent.futures模块 介绍 concurrent.futures模块提供了高度封装的异步调用接口 ThreadPoolExecutor:线程池,提供异步调用 Pro ...
- MT【322】绝对值不等式
已知 $a,b,c\in\mathbb R$,求证:$|a|+|b|+|c|+|a+b+c|\geqslant |a+b|+|b+c|+|c+a|$ 分析:不妨设$c=\max\{a,b,c\},\d ...
- H5下拉刷新和上拉加载实现原理浅析
前言 在移动端H5网页中,下拉刷新和上拉加载更多数据的交互方式出现频率很高,开源社区也有很多类似的解决方案,如iscroll,pulltorefresh.js库等.下面是对这两种常见交互基本实现原理的 ...
- linux下将普通用户加入到docker组,使它可以运行docker命令
方法特别简单 gpasswd -a ${USER} docker eg: gpasswd -a jenkins docker 然后使用jenkins用户就可以执行docker命令了
- 位运算之——按位与(&)操作——(快速取模算法)
学习redis 字典结构,hash找槽位 求槽位的索引值时,用到了 hash值 & sizemask操作, 其后的scan操作涉及扫描顺序逻辑,对同模的槽位 按一定规则扫描! 其中涉及位运算 ...
- Typora使用说明(记录总结)
目录 区域元素 YAML FONT Matters 菜单 段落 标题 引注 序列 可选序列 代码块 数学块 表格 脚注 水平线 特征元素 链接 超链接 内链接 相关链 URLs 图片 斜体 加粗 删除 ...
- Spring Boot集成MyBatis的2种方式
目录 写在前面 准备工作 配置数据库驱动 配置数据源 原生集成MyBatis 依赖配置 注册MyBatis核心组件 定义并使用映射器 通过MyBatis-Spring-Boot-Starter集成 默 ...
- linux 只查看目录下文件夹
只显示目录文件夹 ls -F |grep "/$" 显示 目录权限 ls -al |grep "^d" 只显示文件 ls -al |grep "^-& ...