先来看不同JTAG方案,下载配置QSPI Flash所耗时间

基于FTDI方案,JTAG下载时间为494sec

 JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%
.........Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Flash Operation Successful

基于Cypress方案,JTAG下载时间为674sec

 JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%............................................................................................................................................................................%
...Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Flash Operation Successful

详细的烧写过程:FTDI方案,TotalTime=1455sec,24.25分钟;采用Cypress方案需要42分钟

 cmd /C program_flash -f \
F:\*\bootimage\BOOT.bin \
-offset -flash_type qspi_single -blank_check -verify -cable type xilinx_tcf url \
TCP:127.0.0.1:
****** Xilinx Program Flash
****** Program Flash v2015. (-bit)
**** SW Build on Wed Nov :: MST
** Copyright - Xilinx, Inc. All Rights Reserved.
Connecting to hw_server @ TCP:127.0.0.1:
Connected to hw_server @ TCP:127.0.0.1:
Available targets and devices:
Target : jsn-JTAG-SMT1-210203367162A
Device : jsn-JTAG-SMT1-210203367162A-4ba00477-
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Blank Check Operation...
%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%
..........INFO: [Xicom -] Elapsed time = sec.
Blank Check Operation successful. The part is blank.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%
.........Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Verify Operation...
%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%
..........INFO: [Xicom -] Elapsed time = sec.
Verify Operation successful.
Flash Operation Successful

在实际调试过程中,下载速度快也能为开发人员节约时间

基于此,根据相关资料DIY一个JTAG+UART方案,在调试zynq时,很多时候板级并没有UART 外置PHY,JTAG工具链自带UART,也方便FPGA和嵌入式工程师调试单板和系统。

[原创]FPGA JTAG工具设计(一)的更多相关文章

  1. [原创]FPGA JTAG工具设计(二)

    经过前期打样 基于FT2232H的JTAG &UART板级已经初步形成 在Viado环境和ISE(13.2+)环境可以使用 速度支持10MHz/15MHz/30MHz 在ISE iMpact下 ...

  2. [原创]创芯电子实验室iFPGA-Cable JTAG工具实物图

    创芯电子实验室iFPGA-Cable JTAG工具实物图 对于Xilinx平台 基于FTDI 芯片的Xilinx JTAG 同时支持UART 电平1.8~5V 支持ISE和VIVADO 速度从10M. ...

  3. 基于FPGA的DDS设计(一)

    最近在学习基于FPGA的DDS设计,借此机会把学习过程记录下来,当作自己的学习笔记也希望能够帮助到学习DDS的小伙伴. DDS(Direct Digital Synthesizer)直接数字合成器,这 ...

  4. 关于Xilinx FPGA JTAG下载时菊花链路中的芯片数量

      关于Xilinx FPGA JTAG下载时菊花链路中的芯片数量 emesjx | 2014-08-13 13:13:30    阅读:1793   发布文章 当一个系统中含有多片(2片以上)Xil ...

  5. FPGA开发工具套餐搭配推荐及软件链接 (更新于2020.03.16)

    一.Xilinx(全球FPGA市场份额最大的公司,其发展动态往往也代表着整个FPGA行业的动态) (1) Xilinx官方软件下载地址链接: https://china.xilinx.com/supp ...

  6. FPGA异步时钟设计中的同步策略

    1 引言    基于FPGA的数字系统设计中大都推荐采用同步时序的设计,也就是单时钟系统.但是实际的工程中,纯粹单时钟系统设计的情况很少,特别是设计模块与外围芯片的通信中,跨时钟域的情况经常不可避免. ...

  7. Modbus RTU 通信工具设计(转)

    Modbus RTU 通信工具设计 Modbus 是一个工业上常用的通讯协议.一种通讯约定. ModBus 协议是应用层报文传输协议(OSI 模型第7层),它定义了一个与通信层无关的协议数据单元(PD ...

  8. FPGA Asynchronous FIFO设计思路(2)

    FPGA Asynchronous FIFO设计思路(2) 首先讨论格雷码的编码方式: 先看4bit的格雷码,当MSB为0时,正向计数,当MSB为1时,即指针已经走过一遍了,最高位翻转,此时的格雷码是 ...

  9. FPGA Asynchronous FIFO设计思路

    FPGA Asynchronous FIFO设计思路 将一个多位宽,且在不停变化的数据从一个时钟域传递到另一个时钟域是比较困难的. 同步FIFO的指针比较好确定,当FIFO counter达到上限值时 ...

随机推荐

  1. @Autowired 基本介绍,有待丰富

    今天做项目对于@Autowired理解有点错误:过两天再来看看 转自:https://www.cnblogs.com/szlbm/p/5512931.html 什么是注解 传统的Spring做法是使用 ...

  2. hdu-5786(补图最短路)

    题意:给你n个点,m条无向边,问你这n个点构成的完全图,不用那m条边,由一个s出现的单源最短路 解题思路:首先,暴力建图不行,点太多,那么我们就按照它的规则来,把m条边建好,但是建的这个图表示不走的方 ...

  3. Spring MVC 使用介绍(四)—— 拦截器

    一.概述 1.接口定义 拦截器由HandlerInterceptor接口定义: public interface HandlerInterceptor { // 预处理方法 boolean preHa ...

  4. SQL 中左连接与右链接的区别

    在微信公众号中看到的sql左连接与右链接的总结,这个图总结的很好,所以单独收藏下:

  5. consul如何限制注册的ip

    假设当前服务器的ip是:192.168.56.130 允许 所有ip 注册 consul agent -server -ui -bootstrap-expect=1 -data-dir=/usr/lo ...

  6. 【Spring】Spring bean的实例化

    Spring实现HelloWord 前提: 1.已经在工程中定义了Spring配置文件beans.xml 2.写好了一个测试类HelloWorld,里面有方法getMessage()用于输出" ...

  7. [TJOI2015]概率论

    [TJOI2015]概率论 史上最短黑题 看起来一脸懵逼,没有取模,1e-9 根据期望定义,发现 分母是一个卡特兰数,,,,不能直接算 所以考虑怎么消掉一些东西 gn表示n个点的叶子个数和,fn表示n ...

  8. Day048--jQuery自定义动画和DOM操作

    内容回顾 BOM location.reload() 全局刷新页面 location.href location.hash location.pathname location.hostname lo ...

  9. Vue(小案例_vue+axios仿手机app)_上拉加载

    ---恢复内容开始--- 一.前言                                                                                    ...

  10. Python变量命名规范

    模块名: 小写字母,单词之间用_分割 ad_stats.py 包名: 和模块名一样 类名: 单词首字母大写 AdStats ConfigUtil 全局变量名(类变量,在java中相当于static变量 ...