[原创]FPGA JTAG工具设计(一)
先来看不同JTAG方案,下载配置QSPI Flash所耗时间
基于FTDI方案,JTAG下载时间为494sec
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%
.........Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Flash Operation Successful
基于Cypress方案,JTAG下载时间为674sec
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%............................................................................................................................................................................%
...Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Flash Operation Successful
详细的烧写过程:FTDI方案,TotalTime=1455sec,24.25分钟;采用Cypress方案需要42分钟
cmd /C program_flash -f \
F:\*\bootimage\BOOT.bin \
-offset -flash_type qspi_single -blank_check -verify -cable type xilinx_tcf url \
TCP:127.0.0.1:
****** Xilinx Program Flash
****** Program Flash v2015. (-bit)
**** SW Build on Wed Nov :: MST
** Copyright - Xilinx, Inc. All Rights Reserved.
Connecting to hw_server @ TCP:127.0.0.1:
Connected to hw_server @ TCP:127.0.0.1:
Available targets and devices:
Target : jsn-JTAG-SMT1-210203367162A
Device : jsn-JTAG-SMT1-210203367162A-4ba00477-
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Blank Check Operation...
%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%
..........INFO: [Xicom -] Elapsed time = sec.
Blank Check Operation successful. The part is blank.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%
.........Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Verify Operation...
%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%
..........INFO: [Xicom -] Elapsed time = sec.
Verify Operation successful.
Flash Operation Successful
在实际调试过程中,下载速度快也能为开发人员节约时间
基于此,根据相关资料DIY一个JTAG+UART方案,在调试zynq时,很多时候板级并没有UART 外置PHY,JTAG工具链自带UART,也方便FPGA和嵌入式工程师调试单板和系统。
[原创]FPGA JTAG工具设计(一)的更多相关文章
- [原创]FPGA JTAG工具设计(二)
经过前期打样 基于FT2232H的JTAG &UART板级已经初步形成 在Viado环境和ISE(13.2+)环境可以使用 速度支持10MHz/15MHz/30MHz 在ISE iMpact下 ...
- [原创]创芯电子实验室iFPGA-Cable JTAG工具实物图
创芯电子实验室iFPGA-Cable JTAG工具实物图 对于Xilinx平台 基于FTDI 芯片的Xilinx JTAG 同时支持UART 电平1.8~5V 支持ISE和VIVADO 速度从10M. ...
- 基于FPGA的DDS设计(一)
最近在学习基于FPGA的DDS设计,借此机会把学习过程记录下来,当作自己的学习笔记也希望能够帮助到学习DDS的小伙伴. DDS(Direct Digital Synthesizer)直接数字合成器,这 ...
- 关于Xilinx FPGA JTAG下载时菊花链路中的芯片数量
关于Xilinx FPGA JTAG下载时菊花链路中的芯片数量 emesjx | 2014-08-13 13:13:30 阅读:1793 发布文章 当一个系统中含有多片(2片以上)Xil ...
- FPGA开发工具套餐搭配推荐及软件链接 (更新于2020.03.16)
一.Xilinx(全球FPGA市场份额最大的公司,其发展动态往往也代表着整个FPGA行业的动态) (1) Xilinx官方软件下载地址链接: https://china.xilinx.com/supp ...
- FPGA异步时钟设计中的同步策略
1 引言 基于FPGA的数字系统设计中大都推荐采用同步时序的设计,也就是单时钟系统.但是实际的工程中,纯粹单时钟系统设计的情况很少,特别是设计模块与外围芯片的通信中,跨时钟域的情况经常不可避免. ...
- Modbus RTU 通信工具设计(转)
Modbus RTU 通信工具设计 Modbus 是一个工业上常用的通讯协议.一种通讯约定. ModBus 协议是应用层报文传输协议(OSI 模型第7层),它定义了一个与通信层无关的协议数据单元(PD ...
- FPGA Asynchronous FIFO设计思路(2)
FPGA Asynchronous FIFO设计思路(2) 首先讨论格雷码的编码方式: 先看4bit的格雷码,当MSB为0时,正向计数,当MSB为1时,即指针已经走过一遍了,最高位翻转,此时的格雷码是 ...
- FPGA Asynchronous FIFO设计思路
FPGA Asynchronous FIFO设计思路 将一个多位宽,且在不停变化的数据从一个时钟域传递到另一个时钟域是比较困难的. 同步FIFO的指针比较好确定,当FIFO counter达到上限值时 ...
随机推荐
- Linux程序宕掉后如何通过gdb查看出错信息
我们在编写服务端程序的时候,由于多线程并且环境复杂,程序可能在不确定条件的情况下宕掉,还不好重新,这是我们如何获取程序的出错信息,一种方法通过打日志,有时候一些错误日志也不能体现出来,这时就用到我们的 ...
- CMS Collector and G1 Collector
Understanding the CMS Collector CMS has three basic operations: CMS collects the young generation (s ...
- python之模块、包的导入过程和开发规范
摘要:导入模块.导入包.编程规范 以My_module为例,My_module的代码如下: __all__ = ['name','read'] print('in mymodule') name = ...
- Scrapy 框架,爬虫文件相关
Spiders 介绍 由一系列定义了一个网址或一组网址类如何被爬取的类组成 具体包括如何执行爬取任务并且如何从页面中提取结构化的数据. 简单来说就是帮助你爬取数据的地方 内部行为 #1.生成初始的Re ...
- 忘掉Ghost!利用Win10自带功能,玩转系统备份&恢复 -- 关于系统恢复的深度思考
上一篇文章讲了,系统可以正常启动,如何从D盘恢复系统到C盘的情况. 如果系统不能启动,要怎么去恢复系统,恢复后会是什么结果? 先说明系统结构: 系统版本:Windows 10 (1709) 硬盘1(5 ...
- linux18.04+jdk11.0.2+hadoop3.1.2部署伪分布式
1. 下载 安装hadoop3.1.2http://mirror.bit.edu.cn/apache/hadoop/common/hadoop-3.1.2/hadoop-3.1.2.tar.gz 注意 ...
- Vue+koa2开发一款全栈小程序(8.图书列表页)
1.图书列表页获取数据 1.在server/routes/index.js中新增路由 router.get('/booklist',controllers.booklist) 2.在server/co ...
- shapeit提取或去除指定SNP和样本(shapeit extract or exclude SNP, sample)
shapeit最大的功能是对双链DNA进行phase和基因型进行impute.除此之外,还能提取SNP和样本,同样的,也能去除SNP和样本.下面简单介绍这两个功能. 一.提取SNP 提取SNP用到“- ...
- class文件解释
- Luogu P1654 OSU!
写法和CF235B Let's Play Osu!非常相似.但是这个题厉害就厉害在统计的贡献里面有一个平方的期望,而这个平方的期望和期望的平方是完全不一样的,需要另外统计,逻辑上仔细想一想就会明白. ...