[原创]FPGA JTAG工具设计(一)
先来看不同JTAG方案,下载配置QSPI Flash所耗时间
基于FTDI方案,JTAG下载时间为494sec
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%
.........Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Flash Operation Successful
基于Cypress方案,JTAG下载时间为674sec
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%............................................................................................................................................................................%
...Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Flash Operation Successful
详细的烧写过程:FTDI方案,TotalTime=1455sec,24.25分钟;采用Cypress方案需要42分钟
cmd /C program_flash -f \
F:\*\bootimage\BOOT.bin \
-offset -flash_type qspi_single -blank_check -verify -cable type xilinx_tcf url \
TCP:127.0.0.1:
****** Xilinx Program Flash
****** Program Flash v2015. (-bit)
**** SW Build on Wed Nov :: MST
** Copyright - Xilinx, Inc. All Rights Reserved.
Connecting to hw_server @ TCP:127.0.0.1:
Connected to hw_server @ TCP:127.0.0.1:
Available targets and devices:
Target : jsn-JTAG-SMT1-210203367162A
Device : jsn-JTAG-SMT1-210203367162A-4ba00477-
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
4ba00477 arm_dap
xc7z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return .
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................
No of Addr/Data Watchpoints.........
Processor Reset .... DONE
SF: Detected S25FL256S_64K with page size Bytes, erase size KiB, total MiB
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Blank Check Operation...
%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%
..........INFO: [Xicom -] Elapsed time = sec.
Blank Check Operation successful. The part is blank.
Performing Program Operation...
%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%.........................................................................................................................................................................................%
.........Program Operation successful.
INFO: [Xicom -] Elapsed time = sec.
Performing Verify Operation...
%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%.......................................................................................................................................................................................................%
..........INFO: [Xicom -] Elapsed time = sec.
Verify Operation successful.
Flash Operation Successful
在实际调试过程中,下载速度快也能为开发人员节约时间
基于此,根据相关资料DIY一个JTAG+UART方案,在调试zynq时,很多时候板级并没有UART 外置PHY,JTAG工具链自带UART,也方便FPGA和嵌入式工程师调试单板和系统。
[原创]FPGA JTAG工具设计(一)的更多相关文章
- [原创]FPGA JTAG工具设计(二)
经过前期打样 基于FT2232H的JTAG &UART板级已经初步形成 在Viado环境和ISE(13.2+)环境可以使用 速度支持10MHz/15MHz/30MHz 在ISE iMpact下 ...
- [原创]创芯电子实验室iFPGA-Cable JTAG工具实物图
创芯电子实验室iFPGA-Cable JTAG工具实物图 对于Xilinx平台 基于FTDI 芯片的Xilinx JTAG 同时支持UART 电平1.8~5V 支持ISE和VIVADO 速度从10M. ...
- 基于FPGA的DDS设计(一)
最近在学习基于FPGA的DDS设计,借此机会把学习过程记录下来,当作自己的学习笔记也希望能够帮助到学习DDS的小伙伴. DDS(Direct Digital Synthesizer)直接数字合成器,这 ...
- 关于Xilinx FPGA JTAG下载时菊花链路中的芯片数量
关于Xilinx FPGA JTAG下载时菊花链路中的芯片数量 emesjx | 2014-08-13 13:13:30 阅读:1793 发布文章 当一个系统中含有多片(2片以上)Xil ...
- FPGA开发工具套餐搭配推荐及软件链接 (更新于2020.03.16)
一.Xilinx(全球FPGA市场份额最大的公司,其发展动态往往也代表着整个FPGA行业的动态) (1) Xilinx官方软件下载地址链接: https://china.xilinx.com/supp ...
- FPGA异步时钟设计中的同步策略
1 引言 基于FPGA的数字系统设计中大都推荐采用同步时序的设计,也就是单时钟系统.但是实际的工程中,纯粹单时钟系统设计的情况很少,特别是设计模块与外围芯片的通信中,跨时钟域的情况经常不可避免. ...
- Modbus RTU 通信工具设计(转)
Modbus RTU 通信工具设计 Modbus 是一个工业上常用的通讯协议.一种通讯约定. ModBus 协议是应用层报文传输协议(OSI 模型第7层),它定义了一个与通信层无关的协议数据单元(PD ...
- FPGA Asynchronous FIFO设计思路(2)
FPGA Asynchronous FIFO设计思路(2) 首先讨论格雷码的编码方式: 先看4bit的格雷码,当MSB为0时,正向计数,当MSB为1时,即指针已经走过一遍了,最高位翻转,此时的格雷码是 ...
- FPGA Asynchronous FIFO设计思路
FPGA Asynchronous FIFO设计思路 将一个多位宽,且在不停变化的数据从一个时钟域传递到另一个时钟域是比较困难的. 同步FIFO的指针比较好确定,当FIFO counter达到上限值时 ...
随机推荐
- 4月10日java多线程3
在之前我学习了java中的Thread 来实现多线程,今日我学习了ThreadGroup.Executor框架.ForkJoin框架.Executor 和ForkJoin都可以直接定义线程池,可以根据 ...
- Django 分页组件替换自定义分页
Django的分页器(paginator) 总之不太好用我们还是用自己的好一些 自定义分页器 分页实现源码 """ 自定义分页组件 """ ...
- python 高阶函数之 map
以例子来理解 用法1:如函数 f(x) = x * x,用python实现如下 >>> def f(x): ... return x * x >>> r = map ...
- [luogu3380][bzoj3196]【模板】二逼平衡树【树套树】
题目地址 [洛谷传送门] 题目大意 区间查询k的排名,查找k排名的数,单点修改,区间前驱,区间后继. 感想 真的第一次写树套树,整个人都不对了.重构代码2次,发现样例都过不了,splay直接爆炸,可能 ...
- django restframeowrk filter,search,order
django-filters非常成熟,并且支持drf,在url中以Get参数的形式体现 filter 通用过滤 1. 基本配置 $ pip install django-filters setting ...
- Java基础 -- 复用类(组合和继承)
复用类有两种实现方式. 在新的类中产生现有类的对象,由于新的类是由现有类的对象所组成,所以这种方法称之为组合. 采用继承实现. 一 组合语法 下面创建两个类WaterSource和Sprinkler ...
- Python的虚拟环境
Python自带env # 新建虚拟环境 python -m venv env_name # 激活虚拟环境 cd env_name cd Scripts activate # 退出虚拟环境 # 到达虚 ...
- 通过Visualizing Representations来理解Deep Learning、Neural network、以及输入样本自身的高维空间结构
catalogue . 引言 . Neural Networks Transform Space - 神经网络内部的空间结构 . Understand the data itself by visua ...
- CDH5.16.1启动报错:Invalid value set for db.setupType, the valid values are EMBEDDED or EXTERNAL
1 自己的配置文件已经添加了配置,但是还是报错,由于是自建数据库 com.cloudera.cmf.db.setupType=EXTERNAL 2,索性注释掉这个参数,启动就ok了
- day 18 - 1 正则与 re 模块
正则表达式 官方定义:正则表达式是对字符串操作的一种逻辑公式,就是用事先定义好的一些特定字符.及这些特定字符的组合,组成一个 “规则字符串”,这个 “规则字符串” 用来表达对字符串的一种过滤逻辑. 我 ...