http://www.freelabs.com/~whitis/electronics/jtag/ One of the big issues in making a JTAG pod is level translation. The state of level translation ICs leaves a LOT to be desired. You would think that there would be a lot of chips that you could apply…