tinyriscv仿真环境

环境要求：iverilog gtkwave

在sim目录新建makefile，内容如下。

BIN=rv32ui-p-jal

all: hexf comp vvp

hexf:
    cp ../tests/isa/generated/$(BIN).verilog inst.data

vvp:
    vvp out.vvp

comp:
    iverilog -o out.vvp -I ../rtl/core -D OUTPUT=signature.output ../tb/tinyriscv_soc_tb.v ../rtl/core/clint.v ../rtl/core/csr_reg.v ../rtl/core/ctrl.v ../rtl/core/defines.v ../rtl/core/div.v ../rtl/core/ex.    v ../rtl/core/id.v ../rtl/core/id_ex.v ../rtl/core/if_id.v ../rtl/core/pc_reg.v ../rtl/core/regs.v ../rtl/core/rib.v ../rtl/core/tinyriscv.v ../rtl/perips/ram.v ../rtl/perips/rom.v ../rtl/perips/timer.v ../r    tl/perips/uart.v ../rtl/perips/gpio.v ../rtl/perips/spi.v ../rtl/debug/jtag_dm.v ../rtl/debug/jtag_driver.v ../rtl/debug/jtag_top.v ../rtl/debug/uart_debug.v ../rtl/soc/tinyriscv_soc_top.v ../rtl/utils/full_    handshake_rx.v ../rtl/utils/full_handshake_tx.v ../rtl/utils/gen_buf.v ../rtl/utils/gen_dff.v

执行 make all 即可运行。