CMOS DACs act as digitally controlled voltage dividers
Digital potentiometers, such as Analog Devices’ AD5160, make excellent digitally controlled voltage dividers in applications in which 8-bit resolution is acceptable. This Design Idea shows how to use a CMOS DAC as a voltage divider in applications requiring higher resolution.
Millions of CMOS R2R (resistor/two-resistor)-ladder DACs have found use in attenuator applications in which an external op amp acting as a current-to-voltage converter forces one current-output terminal to a virtual ground. The reference input to the DAC can be ac or dc as long as the op amp can produce the desired output voltage. A phase inversion is normal between input and output, so the circuit requires dual power supplies.
Figure 1 shows a way to rewire this simple circuit to avoid the phase inversion and to operate with a single supply. In this configuration, the DAC acts as a digitally programmable resistor, and the DAC’s code changes the effective resistance between the input voltage and the IOUT1 output-current terminal of the DAC. Figure 2shows a practical implementation using one-half of an Analog Devices AD5415 dual 12-bit current-output DAC operating as a voltage divider. This figure omits the DAC’s control lines for clarity. Op amp A1 forces the voltage on the IOUT2A output-current terminal to follow the voltage on the IOUT1A output-current terminal. This approach prevents a voltage differential from developing between these two bus lines, which would result in the application of different gate-source voltages across the internal DAC switches and a deterioration in the DAC linearity.
Wire the split-feedback resistors, RFB and R1, to produce a composite-feedback resistor equal in value to the DAC’s ladder impedance, R. For this arrangement the circuit-transfer function is VOUT/VIN=(R)/(REFF+R), where REFF is the effective DAC resistance that is under digital control. Its value is R(2n)/N, where n is the resolution of the DAC and N is the binary equivalent of the digital-input code. Substituting the second equation into the first and assuming zero DAC gain error, the circuit-transfer function for a 12-bit DAC reduces to VOUT/VIN=1/(1+4096/N). With all switches off, the effective impedance between the reference voltage and the IOUT1A terminal is infinite, so the output voltage starts at 0V when you load zeros into the DAC. The output voltage increases linearly with increasing code, ideally to approximately half the input with all ones applied to the DAC.
The threshold voltage of the DAC’s internal N-channel-CMOS switches limits the maximum value of the output voltage, so not all configurations can achieve the full code range. The switch-gate voltage remains at the VDD voltage, and the switch-source voltage rises with the voltage on IOUT1A. As this voltage increases, the on-resistance of the switches becomes large and indeterminate, leading to a flattening of the output voltage and the cessation of the circuit as a predictable voltage divider. For proper operation, the VDD voltage must be a few volts higher than the maximum output voltage—that is, half the input voltage. Otherwise, the input voltage must be less than two times the VDD voltage minus 3V. With a VDD voltage of 5V, the AD5415 operates linearly to approximately a 3.33V output but then flattens. If a wider output-voltage range is necessary, you could use Analog Devices’ AD7541A, which uses a 15V power supply, in place of the AD5415. This substitution extends the usable output-signal range to approximately 7V.
CMOS DACs act as digitally controlled voltage dividers的更多相关文章
- Fixed DC-DC Regulator Output Uses A Digitally Controlled Potentiometer
http://electronicdesign.com/print/passives/fixed-dc-dc-regulator-output-uses-digitally-controlled-po ...
- Digital variable resistor compensates voltage regulator
A variable resistor that integrates a programmable, temperature-indexed look-up table can compensate ...
- CMOS和TTL的區別
TTL電路是晶體管-晶體管邏輯電路的英文縮寫(Transister-Transister-Logic ),是數字集成電路的一大門類.它采用雙極型工藝制造,具有高速度低功耗和品種多等特點. CMOS是: ...
- OpAmp Voltage Follower/Regulator
LDO Regulator High accuracy voltage regulator Vout = 2.5V * (1 + ( 5.6 / 6.8 ) ) = 4.55V Recently th ...
- TTL和CMOS电平
参考: 1.https://baike.baidu.com/item/TTL%E7%94%B5%E5%B9%B3/5904345 2.https://baike.baidu.com/item/CMOS ...
- DAC Essentials
http://e2e.ti.com/blogs_/b/analogwire/archive/tags/DAC%2bEssentials DAC Essentials: A new blog serie ...
- Adding Digital control to Dual tracking LM317 / LM337 Bench supply
Adding Digital control to Dual tracking LM317 / LM337 Bench supply I've been working on my own idea ...
- 采用TL026等构成的宽带ALC放大器电路图
Building a Differential Amplifier An op-amp with no feedback is already a differential amplifier, am ...
- Make a DAC with a microcontroller's PWM timer
http://www.edn.com/design/analog/4337128/Make-a-DAC-with-a-microcontroller-s-PWM-timer Many embedded ...
随机推荐
- Deep Learning基础--SVD奇异值分解
矩阵奇异值的物理意义是什么?如何更好地理解奇异值分解?下面我们用图片的例子来扼要分析. 矩阵的奇异值是一个数学意义上的概念,一般是由奇异值分解(Singular Value Decomposition ...
- group by的运用
select a.* from zeai_photo a inner join (select max(id) mid,userid from zeai_photo group by userid) ...
- MVC开发模式与javaEE三层架构
1.MVC开发模式 1. M:Model,模型.JavaBean * 完成具体的业务操作,如:查询数据库,封装对象2. V:View,视图.JSP * 展示数据3. C:C ...
- 看懂 MySQL 慢查询日志
MySQL中的日志包括: 错误日志.二进制日志.通用查询日志.慢查询日志等等. 这里主要介绍下比较常用的两个功能:通用查询日志和慢查询日志. 1)通用查询日志:记录建立的客户端连接和执行的语句. 2) ...
- 获取ios设备系统信息的方法 之 [UIDevice currentDevice]
获取iphone的系统信息使用[UIDevice currentDevice],信息如下: [[UIDevice currentDevice] systemName]:系统名称,如iPhone OS ...
- 关于ZIP自动打包的进一步进化思路
http://blog.163.com/long200259@126/blog/static/11288755920093120529157/
- day4 递归二分法查找
现有一个序列,data=[for i in range(1,5000,3)],现在要求看一个数是否在列表中存在,我们知道,我们可以使用in或__contains__()的方法,判断一个值是否在列表中, ...
- ASP.NET WebAPI 02-Action的选择(一)
在WebAPI对于Action的选择主要经过:Action方法名匹配,Http方法匹配,参数匹配三步. Http方法匹配 WebAPI提供了三种Http方法的选择方式,分别是:方法前缀,AcceptV ...
- CSS3之背景定位原点background-origin
背景定位原点background-origin是CSS3新添加的有关背景的属性,主要是改变背景起始的原点位置的.CSS3之背景定位原点background-origin的属性值有三个:border.p ...
- [Gym - 100517K] Kingdom Division 2 二分
大致题意: 给出一个凸包,以及凸包内的两个点p1,p2,求有多少条经过凸包顶点的直线能够将凸包分割为两部分,且给出的两点分别属于不同的部分 枚举凸包的顶点,二分求出p1,p2线段左边的最大坐标L以及右 ...