Digital potentiometers, such as Analog Devices’ AD5160, make excellent digitally controlled voltage dividers in applications in which 8-bit resolution is acceptable. This Design Idea shows how to use a CMOS DAC as a voltage divider in applications requiring higher resolution.

Millions of CMOS R2R (resistor/two-resistor)-ladder DACs have found use in attenuator applications in which an external op amp acting as a current-to-voltage converter forces one current-output terminal to a virtual ground. The reference input to the DAC can be ac or dc as long as the op amp can produce the desired output voltage. A phase inversion is normal between input and output, so the circuit requires dual power supplies.

Figure 1 shows a way to rewire this simple circuit to avoid the phase inversion and to operate with a single supply. In this configuration, the DAC acts as a digitally programmable resistor, and the DAC’s code changes the effective resistance between the input voltage and the IOUT1 output-current terminal of the DAC. Figure 2shows a practical implementation using one-half of an Analog Devices AD5415 dual 12-bit current-output DAC operating as a voltage divider. This figure omits the DAC’s control lines for clarity. Op amp A1 forces the voltage on the IOUT2A output-current terminal to follow the voltage on the IOUT1A output-current terminal. This approach prevents a voltage differential from developing between these two bus lines, which would result in the application of different gate-source voltages across the internal DAC switches and a deterioration in the DAC linearity.

Wire the split-feedback resistors, RFB and R1, to produce a composite-feedback resistor equal in value to the DAC’s ladder impedance, R. For this arrangement the circuit-transfer function is VOUT/VIN=(R)/(REFF+R), where REFF is the effective DAC resistance that is under digital control. Its value is R(2n)/N, where n is the resolution of the DAC and N is the binary equivalent of the digital-input code. Substituting the second equation into the first and assuming zero DAC gain error, the circuit-transfer function for a 12-bit DAC reduces to VOUT/VIN=1/(1+4096/N). With all switches off, the effective impedance between the reference voltage and the IOUT1A terminal is infinite, so the output voltage starts at 0V when you load zeros into the DAC. The output voltage increases linearly with increasing code, ideally to approximately half the input with all ones applied to the DAC.

The threshold voltage of the DAC’s internal N-channel-CMOS switches limits the maximum value of the output voltage, so not all configurations can achieve the full code range. The switch-gate voltage remains at the VDD voltage, and the switch-source voltage rises with the voltage on IOUT1A. As this voltage increases, the on-resistance of the switches becomes large and indeterminate, leading to a flattening of the output voltage and the cessation of the circuit as a predictable voltage divider. For proper operation, the VDD voltage must be a few volts higher than the maximum output voltage—that is, half the input voltage. Otherwise, the input voltage must be less than two times the VDD voltage minus 3V. With a VDD voltage of 5V, the AD5415 operates linearly to approximately a 3.33V output but then flattens. If a wider output-voltage range is necessary, you could use Analog Devices’ AD7541A, which uses a 15V power supply, in place of the AD5415. This substitution extends the usable output-signal range to approximately 7V.

CMOS DACs act as digitally controlled voltage dividers的更多相关文章

  1. Fixed DC-DC Regulator Output Uses A Digitally Controlled Potentiometer

    http://electronicdesign.com/print/passives/fixed-dc-dc-regulator-output-uses-digitally-controlled-po ...

  2. Digital variable resistor compensates voltage regulator

    A variable resistor that integrates a programmable, temperature-indexed look-up table can compensate ...

  3. CMOS和TTL的區別

    TTL電路是晶體管-晶體管邏輯電路的英文縮寫(Transister-Transister-Logic ),是數字集成電路的一大門類.它采用雙極型工藝制造,具有高速度低功耗和品種多等特點. CMOS是: ...

  4. OpAmp Voltage Follower/Regulator

    LDO Regulator High accuracy voltage regulator Vout = 2.5V * (1 + ( 5.6 / 6.8 ) ) = 4.55V Recently th ...

  5. TTL和CMOS电平

    参考: 1.https://baike.baidu.com/item/TTL%E7%94%B5%E5%B9%B3/5904345 2.https://baike.baidu.com/item/CMOS ...

  6. DAC Essentials

    http://e2e.ti.com/blogs_/b/analogwire/archive/tags/DAC%2bEssentials DAC Essentials: A new blog serie ...

  7. Adding Digital control to Dual tracking LM317 / LM337 Bench supply

    Adding Digital control to Dual tracking LM317 / LM337 Bench supply I've been working on my own idea ...

  8. 采用TL026等构成的宽带ALC放大器电路图

    Building a Differential Amplifier An op-amp with no feedback is already a differential amplifier, am ...

  9. Make a DAC with a microcontroller's PWM timer

    http://www.edn.com/design/analog/4337128/Make-a-DAC-with-a-microcontroller-s-PWM-timer Many embedded ...

随机推荐

  1. 大型网站的 HTTPS 实践(二)——HTTPS 对性能的影响(转)

    原文链接:http://op.baidu.com/2015/04/https-s01a02/ 1 前言 HTTPS 在保护用户隐私,防止流量劫持方面发挥着非常关键的作用,但与此同时,HTTPS 也会降 ...

  2. 进度条算法 progressBar

    ; ;var maxNum=int.MaxValue; progressBar.Maximum =maxNum; progressBar.Minimum = ; progressBar.Value = ...

  3. linux 端口设置结构体 struc

      目录(?)[-] 一 输入模式 三输出模式 四控制模式 六特殊的控制字符 字符 TIME和MIN值 通过shell访问终端模式 终端速度 其他函数 使用termios结构的密码程序   termi ...

  4. csu 1553(RMQ+尺取法)

    1553: Good subsequence Time Limit: 2 Sec  Memory Limit: 256 MBSubmit: 794  Solved: 287[Submit][Statu ...

  5. Linux 基础——关机重启命令shutdown、reboot等

    一.关机重启命令的作用 相信对于接触过电脑的人来说,特别是对于windows系统来说,如果长时间使用不经重启的话会出现一点点卡顿的感觉.但是当重启整个系统后,这点点卡顿的感觉好像又没了,重启后wind ...

  6. 救济金发放(UVa133)

    题目具体描述见:https://uva.onlinejudge.org/index.php?option=com_onlinejudge&Itemid=8&page=show_prob ...

  7. [实战]MVC5+EF6+MySql企业网盘实战(17)——思考2

    写在前面 今天吃饭回来,突然有一个更好的想法,这里做一下记录. 系列文章 [EF]vs15+ef6+mysql code first方式 [实战]MVC5+EF6+MySql企业网盘实战(1) [实战 ...

  8. spring_150908_hibernate_id_sequence

    1.新建java工程:spring_150908_hibernate_id_sequence,添加相关jar包(spring.hibernate.ibatis)如下图所示: 2.实现实体类DogPet ...

  9. HashMap碰撞问题

    HashMap是最常用的集合类框架之一,它实现了Map接口,所以存储的元素也是键值对映射的结构,并允许使用null值和null键,其内元素是无序的,如果要保证有序,可以使用LinkedHashMap. ...

  10. bean的singleton(没有看到生命周期范围??)

    4.5.1 The singleton scope Only one shared instance of a singleton bean is managed, and all requests ...