由于自己手头暂时没有开发板,因此本节没有测试,故告之。

Connecting to ZedBoard

Before we can run the application we have to connect to our ZedBoard. Here is a list of things to do:

  1. Connect the power cable to the ZedBoard
  2. Connect two micro-USB cables between the host computer and the ZedBoard connectors J17 (JTAG) and J14 (UART)
  3. Set jumpers to Cascaded JTAG Mode MIO[6:2] = GND
  4. Power on the ZedBoard
  5. Install JTAG cable drivers
  6. Setup a terminal emulator

ZedBoard USB ports

Programming port (JTAG)

 

UART port

 

 

ZedBoard jumpers

 

 

ZedBoard connected

 

 

USB plug and play

We all know that connecting an USB device to our computer is "plug and play". When inserting a memory flash card it just pops up on our computer screen. Connecting a Xilinx development board is not always plug and play. Especially not if we are using Ubuntu Linux. Since I started playing with Xilinx boards I have had a hard time to get the USB functionality to work, both the JTAG programming and connecting a terminal through the UART USB port. Has anything changed with the new Vivado software? Let's power on the ZedBoard and find out.

USB ports in Mac OS X

After powering on the ZedBoard we should see the two USB ports called something like this:

  • Digilent USB Device (JTAG port)
  • 2012 Cypress Semiconductor Cypress-USB2UART (UART port)

The system report shows us the following information about the connected USB ports.

 

Enable USB ports in VirtualBox

To enable the two USB ports in VirtualBox select Settings

 

and then Ports and USB.

 

 

Click the + button and add the two ports. If you don't see both ports try to unplug and plug in the USB cables with the ZedBoard still powered on. Now we can return to Ubuntu Linux.

 

Using lsusb

The Linux command lsusb will tell us which USB ports are available.

Device 005 (USB to UART) and 006 (USB to JTAG) are the two USB ports we are using.

 

Install Digilent Adept JTAG drivers

Xilinx uses software from Digilent to configure Xilinx logic devices, initialize scan chains, program FPGAs, CLPDs and PROM. We will go to the Digilent web page and download all software from there. I know that some of this software is hidden somewhere in the SDK installation (/opt/Xilinx/SDK/2013.4/data/xicom/cable_drivers) but I prefer to do this installation from scratch and try to understand what is going on.

Digilent Adept

We will install the following 64bit applications:

Adept 2.15.3 Runtime, X64 Linux

Adept 2.1.1 Utilities, X64 Linux

Digilent Plugins for Xilinx Tools

We will install the following 64bit application:

Digilent Plug-in, 64bit Linux

 

The following files have been downloaded.

 

After unzipping and unpacking the file structure looks like this.

 

 

Installing Digilent Adept software

To install the Digilent Adept software we will run the three install scripts and copy the plugins to the SDK installation directory.

cd $HOME/Downloads/digilent.adept_runtime_2.15.3-x86_64

sudo sh ./install.sh

cd ftdi.drivers_1.0.4-x86_64

sudo sh ./install.sh

cd $HOME/Downloads/digilent.adept_utilities_2.1.1-x86_64

sudo sh ./install.sh

Let the installer put everything in default locations.

When using the latest version of Digilent Adept the following files have been downloaded.

Use the following commands to install the deb files:

-> sudo dpkg -i digilent.adept_runtime_2.16.1-2_amd64.deb

-> sudo dpkg -i digilent.adept_utilities_2.2.1-amd64.deb

 

Copy Digilent plugins

We will copy the plugins to the directory:

/opt/Xilinx/SDK/2013.4/lib/lin64/plugins/Digilent/libCseDigilent

When using Vivado 2015.1 the plugin files will be placed here.

Here is the answer from Xilinx forum. I don't know if this is the right place. You can try both solutions.
 Put them in the following location: "<Xilinx_vivado_installed_directory>/Xilinx/Vivado/<version>/data/xicom/vcse_plugins/lnx64.g/Digilent/libCseDigilent" folder

The rules file 52-digilent-usb.rules has been installed in the directory /etc/udev/rules.d


Finish the installation

Before we can use the Digilent cable drivers we have to reboot Ubuntu Linux or run this command to initialize the new udev rules file:

sudo udevadm control --reload-rules


Digilent JTAG Config Utility program

Included in the Digilent Adept installation is a command-line program called "djtgcfg" (who came up with this name). We can use this program to test if the JTAG connection to the ZedBoard works.

Use this command to discover and list the board connected:

djtgcfg enum

Congratulations! We have established a connection with our ZedBoard.

Summary

It wasn't exactly "plug and play". Without a working connection between our computer and the development board, Xilinx software and hardware is useless. Installing the JTAG cable drivers is a major stumbling block for many Linux users. I think it is high time to make it 100% "plug and play", once and forever.

(转) 使用vivado创建工程 4[完结]的更多相关文章

  1. (转) 使用vivado创建工程 3

    Create a Hello World application In this experiment we will use Xilinx SDK to create a simple Hello ...

  2. (转) 使用vivado创建工程 2

    Build the hardware platform and export to SDK A basic ARM hardware platform is now configured. The c ...

  3. (转) 使用vivado创建工程 1

    此文全文转自:http://svenand.blogdrive.com/archive/169.html#.WaUV9IiGNPY  ,非常感谢! 本人在vivado 2015.4版本测试! When ...

  4. Vivado如何使用命令行创建工程

    前言 vivado中采用TCL脚本语言来作为其命令解释语言.除去可以普通的图形界面流程还可以使用tcl脚本创建工程并导入相关源文件.   流程 1.首先还是要打开vivado图形主界面. 2.在某路径 ...

  5. xilinx Vivado的使用详细介绍(2):创建工程、添加文件、综合、实现、管脚约束、产生比特流文件、烧写程序、硬件验证

    xilinx Vivado的使用详细介绍(2):创建工程.添加文件.综合.实现.管脚约束.产生比特流文件.烧写程序.硬件验证 Author:zhangxianhe 新建工程 打开Vivado软件,直接 ...

  6. Xilinx Vivado的使用详细介绍(1):创建工程、编写代码、行为仿真

    Xilinx Vivado的使用详细介绍(1):创建工程.编写代码.行为仿真 Author:zhangxianhe 新建工程 打开Vivado软件,直接在欢迎界面点击Create New Projec ...

  7. vivado 创建PS工程

    前言 本文简要介绍在vivado中创建PS工程.单纯使用zynq芯片的PS部分就像使用普通ARM芯片一样,只是多了建立Zynq硬件系统这一个步骤.vivado创建PL工程参见此处 新建工程 与viva ...

  8. vivado 创建PL工程

    参考来源 https://china.xilinx.com/video/hardware/i-and-o-planning-overview.html 前言 我Win10系统上的Xilinx Plat ...

  9. FPGA开发流程(创建工程,选择芯片,变量位置,文件命名,reg和wire数据类型,开发流程)

    开发流程(以二选一选择器为例) 1.设计定义:设计一个可以从两个输入端中选择其中一个并输出的逻辑电路 2.设计输入 2.1.逻辑抽象:三个输入端,一个用来选择,记sel,另两个被选择,记a,b,加上一 ...

随机推荐

  1. JS中自定义事件的使用与触发

    1. 事件的创建 JS中,最简单的创建事件方法,是使用Event构造器: var myEvent = new Event('event_name'); 但是为了能够传递数据,就需要使用 CustomE ...

  2. 网站UI分析

    本次网站UI分析我选择的是我们石家庄铁道大学的网站,首先对于网站的分析建立在我经常使用鼠须的基础上,我可以很好的站在用户的角度来进行分析,否则对于你不熟悉的网站你可能是不能很好地体验到他的 结构. U ...

  3. Alpha冲刺——第八天

    Alpha第八天 听说 031502543 周龙荣(队长) 031502615 李家鹏 031502632 伍晨薇 031502637 张柽 031502639 郑秦 1.前言 任务分配是VV.ZQ. ...

  4. HDU 5428 The Factor 分解因式

    题目链接: http://acm.hdu.edu.cn/showproblem.php?pid=5428 The Factor  Accepts: 101  Submissions: 811  Tim ...

  5. dubbo源码分析1——负载均衡

    dubbo中涉及到的负载均衡算法只要有四种:Random LoadBalance(随机均衡算法).RoundRobin LoadBalance(权重轮循均衡算法).LeastAction LoadBa ...

  6. “献给爱读书的中国人”——Amazon Kindle软件测评

    “献给爱读书的中国人” ——Amazon Kindle软件测评 前不久我在网上看到了一篇印度工程师旅居上海时发表的一篇文章,题目叫做<令人忧虑:不阅读的中国人>,大致讲述的是世界上人们在飞 ...

  7. 团队项目-BUG挖掘

    测试硬件: 华为畅享5 测试平台: 安卓5.1 测试项目Git地址: https://github.com/RABITBABY/We-have-bing 测试Apk来源地址: http://www.a ...

  8. 【BioCode】删除未算出PSSM与SS的蛋白质序列

    代码说明: 由于一些原因(氨基酸序列过长),没有算出PSSM与SS,按照整理出来的未算出特征的文件,删除原来的蛋白质序列: 需删除的氨基酸文件732.txt(共732条氨基酸): 删除前 氨基酸共25 ...

  9. spring学习12 -Spring 框架模块以及面试常见问题注解等

    以下为spring常见面试问题: 1.Spring 框架中都用到了哪些设计模式? Spring框架中使用到了大量的设计模式,下面列举了比较有代表性的: 代理模式—在AOP和remoting中被用的比较 ...

  10. 第120天:移动端-Bootstrap基本使用方法

    一.Bootstrap使用 1.搭建Bootstrap页面骨架及项目目录结构 ``` ├─ /weijinsuo/ ··················· 项目所在目录 └─┬─ /css/ ···· ...