This Design Idea stems from the limited availability of IC voltage regulators that can meet key USB-power specs, coupled with the need for turn-on sequencing and rise-time control at each output. As always, for PC-related designs, minimum cost is a primary motivation. USB specs require all loads to limit inrush current to less than 100 mA plus 50 µC of charge when powered on. If permission is granted to increase the load to 500 mA, inrush limiting may be required again to prevent excursions over the 500-mA limit. The other troublesome USB-power requirement is the "suspend"-current maximum of 500 µA, of which you may use only 250 µA; a termination resistor requires the rest. Suspend requires the load to power down but keep alive just enough to listen for permission to power up again. So, the sum of the regulators' operating currents plus load current must be less than 250 µA. The dual-regulator circuit meets the USB spec and powers an ASIC that requires a core voltage of 1.8V and I/O voltage of 3.3V to rise with a controlled sequence and slew rate (Figure 1).

Specifically, the core and I/O voltages track within 0.5V until the core voltage reaches 1.8V. The controlled slew rate limits inrush current to less than 100 mA. Two micropower linear regulators use a very-low-power bandgap voltage reference and a dual op amp. The dual op amp must draw low power, have inputs active to ground, provide rail-to-rail drive, and not reverse polarity as you apply power. Each op amp has an npn transistor buffering its output to provide greater than 100 mA. The regulator loops are stable with these components and values. Simple current limiting accrues from a resistor in series with each 2N3904 collector lead.

A 200-kΩ resistor that connects to the 10-nF bypass capacitor at the voltage reference controls the 1.8V power-up rise time. The resulting rise time is approximately tRISE=20 µA×1.235V/10 nF=2.5 msec. The 3.3V supply follows the 1.8V supply, according to the 10-msec time constant of its 100-kΩ, 100-nF input filter. A small Schottky diode connected between 1.8V and 3.3V guarantees the 3.3V to be within 0.5V of the 1.8V during start-up. Inrush current of approximately 38 mA is IINRUSH=CLOAD(dV/dt), where CLOAD is the total load capacitance, dV=1.8V, and dt=tRISE. The total operating quiescent current of this dual regulator measures just 56 µA, and the worst-case maximum spec for the circuit in Figure 1is 64 µA. This figure leaves 194 µA available for the load during suspend mode. Figure 1's application requires regulator current of less than 150 mA from each output. You can easily modify the circuit to provide more than 200 mA per channel by substituting a 2N4401 for the 2N- 3904 and adding active current limit with a 2N3906 (Figure 2).

Many USB-powered supplies also require a 5V output.

The circuit of Figure 3 provides precise inrush limiting for 5V and a signal to enable other supplies or loads. The portion of the circuit in broken lines limits inrush current to less than 100 mA at power-on. The 51.1Ω resistor charges the 5V load capacitance to approximately 4.5V, and the 2N3906 then releases the PFET's gate, allowing it to short-circuit the resistor. Finally, the 2N3904 turns off, enabling the linear regulators to start. This inrush circuit precisely limits peak inrush current independently of capacitive load. Use of a large load capacitance prevents load-current spikes from reaching the USB input line.

Dual-voltage regulator meets USB-power needs的更多相关文章

  1. High accuracy voltage regulator

    High accuracy voltage regulator Good morning everybody, I want to make a accurate voltage regulator ...

  2. MOSFET enhances voltage regulator's overcurrent protection

    The classic LM317 adjustable-output linear voltage regulator offers a relatively high, if package-de ...

  3. Digital variable resistor compensates voltage regulator

    A variable resistor that integrates a programmable, temperature-indexed look-up table can compensate ...

  4. LT1072 -- Wide-range voltage regulator automatically selects operating mode

    The circuit in Figure 1 delivers programming voltages to an EEPROM under the control of an external ...

  5. Papilio Pro Boards

    http://papilio.cc/index.php?n=Papilio.PapilioOne The Papilio is an Open Source FPGA development boar ...

  6. OpAmp Voltage Follower/Regulator

    LDO Regulator High accuracy voltage regulator Vout = 2.5V * (1 + ( 5.6 / 6.8 ) ) = 4.55V Recently th ...

  7. LDO current regulator for power LED

    LDO current regulator for power LED Challenge You've got a power LED? Great! Build a flash light! Wh ...

  8. Changing the Output Voltage of a Switching Regulator on the Fly

    http://www.powerguru.org/changing-the-output-voltage-of-a-switching-regulator-on-the-fly/ There are ...

  9. Power aware dynamic scheduling in multiprocessor system employing voltage islands

    Minimizing the overall power conservation in a symmetric multiprocessor system disposed in a system- ...

随机推荐

  1. 关于ORA-04091异常的出现原因,以及解决方案

    问题分析 在Oracle中执行DML语句的时候是需要显示进行提交操作的.当我们进行插入的时候,会触发触发器执行对触发器作用表和扩展表的种种操作,但是这个时 候触发器和插入语句是在同一个事务管理中的,因 ...

  2. fullpage.js 具体使用方法

    1.fullpage.js  下载地址 https://github.com/alvarotrigo/fullPage.js 2.fullPage.js 是一个基于 jQuery 的插件,它能够很方便 ...

  3. maven将jar包打如本地仓库命令

    mvn install:install-file -DgroupId=org.apache.maven.plugins -DartifactId=maven-javadoc-plugin -Dvers ...

  4. 到底什么是Upnp?[转载]

    本文出自:http://www.cnblogs.com/nehu/archive/2006/05/13/399342.html 解释一. 准确地说,UPnP(Universal Plug and Pl ...

  5. v4l

    v4l 2011-11-08 11:01:54|  分类: 默认分类|举报|字号 订阅     第一个部分介绍一些v4l的基本概念和基本方法,利用系统API完成一系列函数以方便后续应用程序的开发和使用 ...

  6. Codeforces Round #490 (Div. 3) F - Cards and Joy

    F - Cards and Joy 思路:比较容易想到dp,直接dp感觉有点难,我们发现对于每一种数字要处理的情况都相同就是有 i 张牌 要给 j 个人分, 那么我们定义dp[ i ][ j ]表示 ...

  7. Webpack, VSCode 和 Babel 组件模块导入别名

    很多时候我们使用别人的库,都是通过 npm install,再简单的引入,就可以使用了.     1 2 import React from 'react' import { connect } fr ...

  8. 一道js试题

    直接上试题 <script type="text/javascript"> var output = '123js'; var object = { output : ...

  9. HDU5883 The Best Path(欧拉回路 | 通路下求XOR的最大值)

    本文链接:http://www.cnblogs.com/Ash-ly/p/5932748.html 题目链接:http://acm.hdu.edu.cn/showproblem.php?pid=588 ...

  10. EOJ 3263 丽娃河的狼人传说

    差分约束系统,$spfa$. 首先判断无解,若某个约束的$t$大于区间长度,则一定无解. 否则一定有解,可以得到一系列的不等式: 最终区间和大于等于目前的区间和:$S[R]-S[L-1]≥val$, ...